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ADC 的速度得益于工艺尺寸的缩小，但是精度却受到了限制。在 CMOS 工
艺中，尺寸下降导致了晶体管的本征增益的衰减；在深亚微米工艺中，器件的匹
配系数不是很高，运放会产生较大的失调电压，电容也有可能会有较大的不匹配，
这些都将限制了 ADC 的精度，这就要求 ADC 要具有模拟或者数字补偿电路。
近年来，数字校正算法成了提升 ADC 性能的一个有效方法。 
本文设计了一个采样频率为 40MHZ 的 10 位九级结构流水模数转换器，该























With the development of communication technology and the growing number of 
digital products,ADC(Analog-to-Digital Converter) technology, the bridge between 
analog signal and digital signal, has become more and more important in signal 
processing.ADC technology has many different types with different performance in 
speed , precision, power consumption and so on. Therefore,each type of ADC has its 
specific advantages and markets.Because of its high speed,high precision and low 
power consumption,Pipelined ADC is widely used in digital communication field. 
    With the reduction in craft dimension, ADC technology has achieved a higher 
speed,but its precision is restricted.In the CMOS process,the intrinsic gain of the 
transistor decreased because of the reduction in dimension.In the deep submicron 
process,the matching ratios of the components is not very high, as a result, the offset 
voltage of the operational amplifier will be higher.The capacitors may also have a big 
mismatch.These all limit the accuracy of the ADC and require the ADC to have a 
analog or digital compensation circuits.In recent years,digital calibration algorithm is 
used to improve the performances of ADC. 
In this paper, a 40MHZ 10-bit pipelined ADC is designed in SMIC 0.13um 
CMOS process.The ADC operates under a 3.3V power supply and consumes 95.7 mw 
power. The whole circuit is comprised of 9 stages,all have 1.5 bits per stage except for 
the final stage which has 2 bits.A two-phase non-overlapping clock is generated to 
control the alternating of each stage.Besides,a fully differential telescopic-gain 
-boosted operational amplifier with a switched capacitor  common-mode-feedback 
-circuit is used in S/H circuit,it has achieved a high DC gain and a high bandwidth. 
Also,a pre amplification dynamic latch comparators is used because of its high speed 
and low offset voltage. 
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自从上世纪 70 年代 A/D 转换器开始同时采用双极性工艺和 CMOS 工艺，随
着 CMOS 工艺精度的不断提高，复杂度和成本的不断减小，CMOS 工艺制作的
单片 A/D 转换器已成为主流。由于通讯及数字信号处理的快速发展，对 ADC 的
速度和精度也提出了更高的要求。国外 ADC 分辨率和采样率大多集中在 12-14
位、80-150MHz，系统结构以 Pipeline 结构为主，生产线所采用的工艺以 BICMOS



















数转换器，讨论了这几种结构的优缺点，说明了选择流水式 A/D 转换器的原因。 
































































图 2.1  A/D 转换器的基本框图 
 
























2.2.1 全并行结构 A/D 转换器 
全并行结构 A/D 转换器也称作直接 A/D 转换器或闪速（flash）A/D 转换器，
从概念上讲，它是 简单而且是速度 快的 A/D 转换器[10]。这种 A/D 转换器由
于需要大量比较器，因此功耗、面积等硬件代价较大，输入电容也大。其分辨率
受限于参考电压的精度和比较器的失调电压。对于 CMOS 工艺而言，还需要在
小失调电压与高速转换速度之间作折中考虑。因此，该结构一般多应用于 6 至 8
位精度的场合。全并行 A/D 转换器是高速 A/D 转换器中 经典的基本形式，其
他结构的高速 A/D 转换器大都是在此基础上发展而来的。 
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